



# **Documentation of Issues**

#### For

# IEEE 1685<sup>™</sup>: IP-XACT, Standard Structure for Packaging, Integrating, and Reusing IP within Tool Flows

*IEEE owns the copyright to the IEEE 1685*<sup>TM</sup> *Document in all forms of media. Copyright in the text retrieved, displayed or output from this Document is owned by IEEE and is protected by the copyright laws of the United States and by international treaties. IEEE reserves all rights not expressly granted.* 

This document contains a running list of issues and considerations to be addressed in the next version of the standard. The issues and considerations listed here are collected and managed by the <u>Accellera IP-XACT Working Group</u>. IEEE 1685 can be <u>downloaded here</u>.

## **Issues**

- Incorrect wording for SCR about clocks being on scalar ports only 12.9 should say scalar or single-bit
- Annex I uses 0x<digits> for all hex numbers which is ILLEGAL
- Description of whiteBoxType within whiteBoxElement indicates it can be set to 'register' which is no longer supported. This is in the schema, not the standard document.
- Problems with TGI.xlsx (sent to Erwin on 10/31/14). These also appear this way in the standard and need to be updated accordingly.
  - 1) The callback getRegisterFileTypeIdentifier is incorrectly defined twice. The second definition should have been named set\* instead of get\*
  - The callback getAbstractorViewComponentInstantiationRef is defined twice. Once returning componentInstantiationName and once returning componentInstantiationID. I assume the latter is the desired definition since you can get the name from the ID.
  - 3) The callback removeFileSetDependency is defined twice, once for files and once for fileSets. Seems like it should have a single definition with the input argument being "fileSetID | fileID" to be consistent with other callbacks that supported multiple ID types.
  - 4) The callbacks getFileBuilderFileType, getFileBuilderCommand, getFileBuilderFlags, getFileBuilderReplaceDefaultFlags, setFileBuilderFlags, setFileBuilderReplaceDefaultFlags are all defined twice. Once in the address space operations section and then an identical definition in the fileBuilder section. Since these are fileBuilder operations it seems like the definitions within the address space section are redundant.





- SCR addressBlockContent is a definition, not an SCR. This needs to either be removed or potentially updated to indicate that when the type is 'reserved' we should not allow registers.
- Link in SCR 7.19 is not to the correct location.
- Multiple references to the now obsolete 'opaque' attribute. Also need to update documentation about opaque bridges to indicate how they are now modeled with sub-space maps.
- 6.11.3.2.e (register field within register) is incorrectly documented as being optional. At least one is required in the current schema.
- Leon expressions (as in uart.xml) are in some cases invalid when combining the '\$pow' function with the '%' operator as the former returns a real and the latter requires integer arguments. Up-conversion is currently broken in this regard.
- In Table F.1, in the "Example" column for the "Set" row, the text should be "Set parameter value" instead of "Get parameter Value".
- There is no clear definition about the difference between the Base and Extended API categories.
- The tables 7.2.1 and 7.2.2 don't have any descriptive text. This should either be fixed or more likely they should merge into the field operations table(s).
- Both the IEEE 1685-2009 and 1685-2014 Std documents incorrectly state that an enumeration value for TestContraint is "unConstrained" (with upper case C), page 116 and 93 respectively. The XML schemas (memoryMap.xsd) correctly state that the value is "unconstrained" (with lower case C). Use of the incorrect value will result in syntax errors during schema validation and are likely not to work in compliant tools. The next revision of the standard will be changed to use the correct all-lower-case name.
- replaceDefaultFlags: Section 6.15.4 describes replaceDefaultFlags backwards relative to the schema.
- Examples in IEEE1685-2014 LRM reference wrong schema
   The examples in Annex I use the namespace <u>http://www.accellera...hema/IPXACT/2.0</u> instead of <u>http://www.accellera...PXACT/1685-2014</u>
- XML for Annex I.5 isn't well formedThe designConfigurations tag isn't properly closed. It should be:<ipxact:designConfigurations><ipxact:ipxactFile><ipxact:vlnv vendor="accellera.org" library="Sample"</td>name="SampleDesignConfiguration" version="1.0"/><ipxact:name>./SampleDesignConfiguration.xml</ipxact:name></ipxact:ipxactFile>





</ipxact:designConfigurations>

- Typo in Annex I.6 remap state name.
   The second remap state is called 'Nornmal', but should be 'Normal'.
- Bibliography references non-existing URL
   B12 lists <a href="http://www.accellera.../refs/toolnames">http://www.accellera.../refs/toolnames</a> as the source for tool names compatible with the *envldentifier* field. The URL doesn't exist.

Example in Annex I.6 lists same file twice in fileSet
 <ipxact:name>VerilogFiles</ipxact:name>
 <!-- LINK: file: see 6.15.2, file -->
 <ipxact:file>
 <ipxact:name>../src/component.v</ipxact:name>
 <ipxact:fileType>verilogSource</ipxact:fileType>
 <ipxact:file>
 </ipxact:file>
 <ipxact:file>
 </ipxact:file>
 </ipxact:file>

</ipxact:fileSet>

- Obsolete TODO reference in annex I.6 There is a TODO comment in the example component:
   <!-- TODO: MISSING definition of resetType in document -->
- XML for Annex I.7 isn't well formed
   There is a comment in the sample design: <!-- Export Master interface -- will be used for TLM to
   RTL conversion -->
   According to the XML specification, it's illegal to have '--' inside comments (except when
   followed immediately by '>'), which causes parsing to fail.
- XML for Annex I.9 is not well formed
   The </ipxact:generatorChain> closing tag is missing at the end of the file.

#### - Section C.6.2 describing configurableLibraryRefType is incomplete

The description in part (e) for configurableElementValues needs to be expanded to cover the other element types where it is now valid. The new wording should be:

**configurableElementValues** (optional) specifies the configuration for a specific component instance, bus type, abstraction type, design instantiation, design configuration instantiation, or generator chain configuration by providing the value of a specific parameter. See C.5.





#### Section 6.10.2.2 describing remapPort element type is not correct

**remapPorts** (optional) contains a list of **remapPort** elements. **remapPort** (mandatory) specifies when the remap state gets effective. A collection of **remapPort** elements make up the condition for this remap state. The **remapPort** element contains the logical value of the single port bit specified by the following attributes:

- 1) **portRef** (mandatory; type: *portName*) attribute is the name of the port in the containing description to which this logic value comparison is assigned. See 6.12.7.
- 2) **portIndex** (optional; type: *unsignedIntExpression* (see C.3.7)) attribute references the index of a port in the containing description, when the port being referenced is vectored.
- 3) value (mandatory; type: *unsignedIntExpression* (see C.3.7)) is the value necessary so the specified port activates the remapState.

All **remapPort value** elements shall be true for the remap state to be enabled.

 Section 6.11.9.2 describing modifiedWriteValue is not complete for oneToClear, oneToSet, oneToToggle, zeroToClear, zeroToSet, and zeroToToggle. Description of opposite bit value is missing.

modifiedWriteValue (optional) element to describe the manipulation of data written to a field. The value shall be one of oneToClear, oneToSet, oneToToggle, zeroToClear, zeroToSet, zeroToToggle, clear, set, or modify. If the modifiedWriteValue element is not specified, the value written to the field is the value stored in the field.

oneToClear means in a bitwise fashion each write data bit of a one shall clear (set to zero) the corresponding bit in the field, and each write data bit of a zero shall not effect that bit. oneToSet means in a bitwise fashion each write data bit of a one shall set (set to one) the corresponding bit in the field, and each write data bit of a zero shall not effect that bit. oneToToggle means in a bitwise fashion each write data bit of a one shall toggle the corresponding bit in the field, and each write data bit of a zero shall not effect that bit. zeroToClear means in a bitwise fashion each write data bit of a zero shall clear (set to zero) the corresponding bit in the field, and each write data bit of a one shall not effect that bit. zeroToSet means in a bitwise fashion each write data bit of a zero shall set (set to one) the corresponding bit in the field, and each write data bit of a one shall not effect that bit. zeroToToggle means in a bitwise fashion each write data bit of a zero shall toggle the corresponding bit in the field, and each write data bit of a one shall not effect that bit. **clear** means after a write operation all bits in the field are cleared (set to zero). set means that after a write operation all bits in the field are set (set to one). modify means that after a write operation all bits in the field may be modified in an undefined way. In this situation, the modify attribute can be set to a user-defined value to provide additional detail.





- Section C.21.2 describing pathSegment indices is incorrectly mentioning that the indices apply to IP-XACT objects. The indices apply to language-specific objects.

#### Description

The **pathSegments** element specifies an ordered list of **pathSegment** elements. A **pathSegment** is one node in the hierarchical path. When concatenated with a desired separator, the elements in this form a language-specific path for the parent slice into the referenced view. The **pathSegment** element contains the following elements:

a) pathSegmentName (mandatory; type: *string*) is one node in the path.
b) indices (optional) specifies a list of index elements. The indices specify an element in a language-specific object to which the encapsulating accessHandle applies. See C.9.

#### - Incorrect wording concerning opague bridges.

Page 18, update definition of opague bridge to "opaque bridge: A bus interconnect component that may modify the address space of a master bus interface of one bus type to the memory map of a slave bus interface of another bus type and does not allow direct access to any components residing on that address space."

Page 19, update definition of transparent bridge to "transparent bridge: A bus interconnect component that modifies the address space of a master bus interface of one bus type to the memory map of a slave bus interface of another bus type with directly addressable access to any components residing on that address space."

Page 78, Section 6.9.9.2 requires update from "The subspaceMap element maps the address space of a master interface from an opaque bus bridge into the memory map. It contains the following elements and attributes:" to "The subspaceMap element maps the address space of a master interface, or a segment in that address space, into the memory map. It contains the following elements and attributes:"

#### - Incorrect use of stringURIExpression

Section C3.4 stringURIExpression shall be removed. Consequently

- Section C.3 complexBaseExpression shall not contain stringURIExpression.
- SCR 14.8 shall be removed (A value specified as a stringURIExpression shall be resolved to a string as specified by the SystemVerilog specification after environment-variables have been substituted. See also C.3.4)

The following elements which are of type stringURIExpression (C.3.5) shall be of type ipxactURI (D.11):

- Section 6.8.4.2.c.2.i executableImage languageTools linkerCommandFile name
- Section 6.15.2.2.a file name
- Section 6.15.3.2.d buildCommand targetName
- Section 11.2.2.b ipxactFile name





#### - Section E.6.2.1 Patterns.

The following BNF rule: array\_pattern\_key ::= constant\_expression | assignment\_pattern\_key shall be replaced by: array\_pattern\_key ::= constant\_expression The BNF rule: assignment\_pattern\_key ::= simple\_type shall be ignored. Consequently a systemVerilog constant expression referencing a type (**shortreal**, **real**, **bit**, **byte**, **shortint**, **int**, **longint**) becomes illegal, for example, '{ 1 : 3 , byte : 4 }.

#### - Incorrect and missing references of addressUnitBits

The following sections reference localMemoryMap/addressUnitBits instead of addressSpace/addressUnitBits or are missing addressSpace/addressUnitBits:

- Section 6.9.2.2 d) on page 70
- Section 6.9.3.2 b) on page 70 (contains 2x memoryMap/addressUnitBits)
- Section 6.9.5.2 d) on page 74
- Section 6.9.6.2 d) on page 75
- Section 6.9.9.2 e) on page 79
- Section 6.11.2.2 e) on page 83
- Section 6.11.6.2 e) on page 88
- Section 6.11.7.2 b) on page 88 (is missing addressSpace/addressUnitBits)

#### - Incorrect unsignedBitExpression values

The following sections mention incorrect values false and true for unsignedBitExpressions which should be replaced by 0 and 1, respectively:

- Section 6.8.4.2 c) 2) iii) enable on page 65
- Section 6.8.5.2 d) replaceDefaultFlags on page 66
- Section 6.11.9.2 h) reserved on page 93
- Section 6.15.3.2 c) replaceDefaultFlags on page 128
- Section 6.15.4.2 d) replaceDefaultFlags on page 129
- Section 6.15.5.2 e) disabled on page 131
- Section C.2.2 b) assert on page 221





# **Considerations**

- Limited range of tied values (64 bits) constrains the width of busses that can be tied.
- New SCR [driverPortMapCondition]

If a logical port has requiresDriver set to true and driverType set to clock, then a component port with a driver mapped to such a logical port shall have a clockDriver. If a logical port has requiresDriver set to true and driverType set to singleShot, then a component port with a driver mapped to such a logical port shall have a singleShotDriver.

- Add meaning of address block width. Current interpretation is data path width. Add SCR to forbid misalignment of registers in address blocks (i.e., a 32-bit register with offset 3 in a 32 bit wide address block in an 8 bit address unit memory map). How to handle registers that are wider than address block (64 bit registers in 32 bit address block).
- Remove SCR 10.5 [HierFamilyBusIntfPortMapCondition]
   If any member of a hierarchical family of bus interfaces has a portMap subelement, they all shall.

F.7.25.5 addAbstractionTypePortMap has ambiguous input argument
 Description: Add a portMap with the given name, logicalPortName, and
 physicalPortNameOrTieValue to the given abstractionType
 Returns: portMapID of type String - Handle to a new portMap element
 Input: abstractionTypeID of type String - Handle to an abstractionType element
 Input: logicalPortName of type String - Logical port name
 Input: physicalPortNameOrTieValue of type String - Physical port name or logical tie off value

This TGI call should be splitted in:

### F.7.25.5a addAbstractionTypePortMap

Description: Add a portMap with the given name, logicalPortName, and physicalPortName to the given abstractionType Returns: portMapID of type *String* - Handle to a new portMap element Input: abstractionTypeID of type *String* - Handle to an abstractionType element Input: logicalPortName of type *String* - Logical port name Input: physicalPortName of type *String* - Physical port name

### F.7.25.5b addAbstractionTypePortMapWithTieOff

Description: Add a portMap with the given name, logicalPortName, and logicalTieValue to the given abstractionType Returns: portMapID of type *String* - Handle to a new portMap element

Input: abstractionTypeID of type String - Handle to an abstractionType element

Input: logicalPortName of type String - Logical port name

Input: logicalTieValue of type *String* - Logical tie off value





- Section 6.11.2.2 describing register dim and Section 6.11.6.2 describing registerFile dim are not correct. Value 0 should not be legal.

dim (optional type: unsignedPositiveLongintExpression (see C.3.10)) assigns an unbounded dimension to the register, so it is repeated as many times as the value of the dim elements. For multi-dimensional register arrays, the memory layout is presumed to follow the IEEE Std 1666<sup>™</sup> [B4] (SystemC) language rules.