Community Newsletter: December 2012
IN THIS ISSUE:
- Message from Accellera Systems Initiative Chair
Shishpal Rawat talks about the latest in standards innovation
- Technical Committee Spotlight: Global Standards
Stan Krolikoski talks with JEITA about the proliferation of standards in Japan
- On the Road to DVCon 2013
Tutorial Chair Yatin Trivedi gives the scoop on this year's program
- Nominations Open for Accellera's Technical Excellence Award
It's time to honor your peers for their contributions to standards
- Resource Corner
Find out the latest videos and articles on EDA standards
Season's Greetings from Accellera Systems Initiative! It's been one year since Accellera and Open SystemC Initiative merged to become Accellera Systems Initiative. We have had a terrific 2012, and I'd like to share with you some of the highlights and accomplishments from this year:
- Completion of the new SystemC open source proof-of-concept library including support for transaction-level modeling. Version 2.3.0 is compatible with the IEEE 1666 standard and available for free download.
- Completion of the Unified Coverage Interoperability Standard (UCIS), a first step towards the interoperability of verification coverage data across multiple tools from multiple vendors. The specification of UCIS 1.0 is available for free download.
- Completion of the SystemC AMS 2.0 draft standard to advance dynamic and reactive mixed-signal system design. The draft of the LRM is available for free download.
- Attendance at our 2012 Design and Verification Conference (DVCon) increased 10%, and tutorial attendance was up more than 50% from 2011.
- The first Accellera Systems Initiative Day was held at DVCon and featured tutorials on EDA and IP standards.
- Full-length tutorials from DVCon are available for free download. This is your number one resource to find the latest in standards including SystemC, UVM, UCIS and IP-XACT.
- John Aynsley was honored with our Technical Achievement Award for his outstanding contributions to the SystemC standard.
- Accellera received the Tenzing Norgay Interoperability Achievement Award from Synopsys for advancing industry standards that enable interoperable system design flows.
- Vice chairman Dennis Brophy was honored with our first-ever leadership award.
- We sponsored several industry events and user meetings in the US, Europe, India and Asia.
As we look ahead to 2013, we have some exciting work ahead in standards. Stay tuned for information on the upcoming release of IEEE-1800 System Verilog, plans for UVM 1.2, continued progress on SystemC, and contributions on SystemRDL.
On behalf of all of us at Accellera Systems Initiative, I wish you a healthy and happy holiday season. If you have any comments or suggestions for us, we welcome you to contact us. We look forward to 2013 as we get ready for another excellent year in standards innovations.
Shishpal Rawat, Accellera Systems Initiative Chair
Accellera not only gives birth to new standards but helps to assure their proliferation worldwide. Stan Krolikoski, Accellera Systems Initiative Secretary and IEEE Design Automation Standards Committee Chair, reports on his November 2012 meeting with JEITA (Japan Electronics and Information Technology Association) to discuss proliferation of EDA standards in Japan.
On November 15, I, in my role as Chair of the IEEE Design Automation Standards Committee (DASC), and Dennis Brophy, in his role as co-convener of the International Electrotechnical Commission (IEC) Working Group (TC91 WG13) that handles EDA standards, met in Yokohama Japan with representatives of the JEITA EDA Technical Committee (henceforth, the "EDA-TC").
JEITA, (the Japan Electronics and Information Technology Association), is comprised of multiple boards (e.g., a Consumer Electronics Board, a Display Devices Board and a Semiconductor Board, among others) that are staffed by representatives from the largest electronics companies and universities in Japan. The EDA-TC, which falls under the JEITA Semiconductor Board, has members from Fujitsu, Sony, Panasonic, Renesas Electronics, Toshiba, Canon, Zuken, Denso, Cadence KK, Nihon Synopsys, NEC, Mentor Graphics Japan and Ricoh, along with Osaka and Kinki Universities. Its structure is seen below:
With regard to standards representation, the EDA-TC closely tracks EDA standards of interest, especially IEEE DASC standards—including several that were originally developed by Accellera Systems Initiative. For example, when I chaired the P1666 (SystemC) WG in 2009-2010, we received a considerable amount of feedback from EDA-TC members, and several of them attended our WG meetings even though those meetings took place in the middle of the night in Japan. The EDA-TC similarly closely followed the progress of the recently approved IEEE P1800-2012 (SystemVerilog) standard and the P1801 (UPF) standard currently under revision. Furthermore, as a member of the IEEE Standards Association, the EDA-TC also joined the Ballot Group for each of these standards.
The EDA-TC also develops its own EDA standards. For example, in March 2012 they created a LSI-PKG-Board Co-design standard and are now seeking a way to turn this into an international standard. Previously they developed the "Bird’s-eye View of Design Languages (BVDL)," a high-level view of the purposes and relationships between various design and verification languages. The BVDL is on course to become an IEC standard.
In addition, the EDA-TC is currently working on a Nano-Scale Physical Design standard. The working group for this nascent standard has been addressing advanced technology-related issues including process variation, double patterning and so forth. They believe that statistical parasitic information may be a promising candidate for standardization.
Finally, the EDA-TC not only tracks various EDA standards and creates several of its own, but it also helps organize events that help promote both EDA standards and the tools that implement them. For example, it organizes the Electronic Design and Solutions Fair (EDSFair) held every year in Yokohama and the System Design Forum, a smaller but focused event that tackles issues related to system design in an in-depth manner.
During our meeting, the EDA-TC representatives gave a report on their activities to me, Dennis and other DASC members who participated via a conference call. In turn, Karen Pieper and Neil Korpusik (Chair and Vice-Chair of the IEEE SystemVerilog WG) gave a recap of the work that their group successfully completed in developing the 1800-2012 standard. Next, I presented a report prepared by John Biggs, Chair of the P1801 UPF WG. This report focused on the recently completed first ballot of what is hoped will be the 1801-2013 standard. The EDA-TC has closely followed the IEEE UPF work and has attached several comments to their vote that they would like to see resolved.
Finally, Satoshi Kojima, the other co-convener (with Dennis Brophy) of the TC91 WG13 group that handles EDA standards in the IEC, gave an update on the status of the various IEEE DASC standards that either have or are on the way to obtaining "dual logo" (IEEE and IEC) status. To see the importance of dual logo status, first note that while the IEEE Standards Associations are comprised of individuals and "entities" (companies, non-profit organizations, universities, etc.), the IEC WGs are made up of representative countries (U.S., Japan, China, Germany, etc.). Because of this, many National Standards organizations put a premium on standards that come from the IEC rather than the IEEE. Thus, having IEEE standards also become IEC standards—obtaining dual logo status—is very important to the international proliferation of such standards. I was pleased that Kojima-san reported excellent progress regarding the development of several IEEE DASC standards to such status.
DVCon 2013 tutorial chair Yatin Trivedi gives the scoop on this year's program to be held February 25-28, 2013 in San Jose, CA.
Calling all users: It's time to honor your peers for their contributions to standards!
Nominations are being held through January 18 for the 2013 Technical Excellence Award. The award recognizes outstanding contributions in the creation of EDA and IP standards by a member of an Accellera technical committee. Any individual who is a member of an Accellera technical committee is eligible to receive the award. Candidates may be nominated by the industry at large and are endorsed by Accellera committee members.
Tutorials from 2012 Design and Verification Conference
Tutorials from DVCon 2012 are available for free download on our video site
- UVM: Ready, Set, Deploy! (4-1/2 hours)
Presented by Tom Fitzpatrick, Mentor Graphics; John Aynsley, Doulos; Kathleen Meade, Cadence Design Systems; Adiel Khan, Synopsys; Vanessa Cooper, Verilab; Stephen D'Onofrio, Paradigm Works; Peter J. D'Antonio, The MITRE Corp.; John Fowler, AMD; Justin Refice, AMD; and Mark Strickland, Cisco System.
- An Introduction to IEEE 1666-2011, the New SystemC Standard (2-1/4 hours)
Presented by John Aynsley, Doulos; David C. Black, Doulos; and Tor Jeremiassen, Texas Instruments.
- Verification and Automation Improvement Using IP-XACT (1-1/4 hours)
Presented by John Swanson, Synopsys; Kamlesh Pathak, STMicroelectronics; David Murray, Duolog Technologies; and Sylvain Duvillard, Magillem Design Services.
- An Introduction to the Unified Coverage Interoperability Standard (1 hour)
Presented by co-chairs of the UCIS Technical Committee: Dr. Richard Ho, D. E. Shaw Research and Dr. Ambar Sarkar, Paradigm Works, Inc.
Special Issue on EDA Industry Standards from IEEE's Design and Test
Download articles for free or nominal fee
- Standards, Interoperability, and Innovation in a Disaggregated IC Industry (free)
- Guest Editors' Introduction: Special Issue on EDA Industry Standards (free)
Rawat, S. S.; DasGupta, S.
- Standards and Collaboration Perspectives: Yesterday, Today, and Tomorrow [Perspectives] (free)
English, N.; Trivedi, Y.
- Abstraction and Standardization in Hardware Design
- An Overview of Open SystemC Initiative Standards Development
Wieman, T.; Bhattacharya, B.; Jeremiassen, T.; Schroder, C.; Vanthournout, B.
- Design & Test of Computers, IEEE
IEEE Council on Electronic Design and Automation
- SystemVerilog Assertions: Past, Present, and Future SVA Standardization Experience
Bustan, D.; Korchemny, D.; Seligman, E.; Jin Yang
- Understanding the Accellera SCE-MI Transaction Pipes
Stickley, J.; Garg, D.; Bailey, B.; Lee, J.; Lim, A.; Bojsen, P.; Chandra, R.; Prabhakar, A.
- Reusing and Retargeting On-Chip Instrument Access Procedures in IEEE P1687
Ghani Zadegan, F.; Ingelsson, U.; Larsson, E.; Carlsson, G.
Thanks to our 2012 Global Sponsors
for their support of video tutorial production
ABOUT THIS NEWSLETTER
Newsletters are emailed to all Accellera Systems Initiative member employees and community participants. They contain news and event updates from accellera.org. If you do not wish to receive newsletters via email, you can unsubscribe in your account settings at www.accellera.org under the Workspace tab.
Add accellera.org to your list of acceptable domains to make sure you receive updates from Accellera Systems Initiative.
If you have questions or need assistance, please contact:
Copyright 2012 Accellera Systems Initiative